a techfocus media publication :: January 15, 2008 :: volume I, no. 02

FROM THE EDITOR

Welcome to week two of IC Design and Verification Journal.  We are thrilled that over six thousand of you read our debut issue last week.  This week, we take a look at the cloak-and-dagger side of semiconductors and design automation tools – the shroud of secrecy about who is using products and technology from whom.

Remember, if you want to keep getting this newsletter, you’ll need to click here.  Otherwise, you’ll be automatically dropped at the end of January.  If you’d like to unsubscribe right away, you can click here, (but we hope you don’t).

Next week, we’re excited to have the first feature from our new editor, but we’ll keep that under wraps for now.

Thanks for reading! If there's anything we can do to make our publications more useful to you, please let us know at:
comments@ICJournal.com. If you'd rather sound off in public, please post your comments or questions in our new Journal Forums.

Kevin Morris – Editor in Chief
Techfocus Media, Inc.

EVENTS & ANNOUNCEMENTS

Confirma - Prototyping made easy!
Tired of stitching your ASIC prototype together with tools from multiple vendors? Then you should take a look at Confirma from Synplicity, the industry’s only complete prototyping solution and world wide support. Click here to learn more.



CURRENT FEATURE ARTICLES

Burning the Secret Sauce
When Paranoia Impedes Progress

Endangered Elite
The Forgotten Foundation of Electronics

Spreading the Span
ChipX Rolls Hybrid ASIC

JOURNAL WEBCASTS

NEW!! CHALK TALK Accelerate SoC and ASIC Verification Using FPGA Prototypes - Join Amelia Dalton as she explores methods of ASIC verification available today and why FPGA-based prototypes offer the most affordable and most powerful solution. (Synplicity)

CHALK TALK Advancing SoC Verification Methods – Join Amelia Dalton as she talks with experts from Mentor Graphics on processor-driven test and other techniques for solving your system-on-chip verification problems. (Mentor Graphics)

CHALK TALK Real World Solutions for FPGAs in Ultra Low Power Applications - Join Amelia Dalton as she examines the Low Power Reference Platform from Arrow, Altera, and Linear Technology - proving that FPGAs really can run on batteries. (Altera, Arrow, Linear)

CHALK TALK Did you miss the ARM Developers' Conference?  Join Amelia Dalton for Journal Webcasts' coverage of the event - it'll be just like you were there! (Journal Webcasts)


Burning the Secret Sauce
When Paranoia Impedes Progress

“Our new RuleBuster DRC tool has successfully verified a one billion transistor 65nm design for… uh… a very large semiconductor company.”  The presenter blushes a bit, looks annoyed, and then continues with his next PowerPoint slide.  The six people in the audience all know who he’s talking about, and they’re dutifully impressed.  He’s met the letter of the law on the agreement his company signed, although he is now far from the spirit of it.

When you make your living designing and selling electronic design automation (EDA) tools, issues of confidentiality and paranoia fly at you from all directions.  Some of the world’s largest semiconductor companies (Can we say Intel’s name here?  Whoops, there it goes!) have long-standing policies of not allowing suppliers to admit that their products were used by that company.  Apparently the “Intel Inside” marketing campaign style doesn’t apply both ways.  You won’t find a lot of chips from these manufacturers with “Synopsys Inside, Magma Inside, Cadence Inside, Mentor Inside, etc.” stamped on the top, even though products from all four of these companies (and likely more) were likely involved in getting that chip into the socket.

We don’t mean to single out Intel here – a lot of semiconductor and systems companies have similar policies and similar motivations.  They feel that the tools, services, and IP that go into bringing their products to life all become part of their “Secret Sauce” and that withholding that information keeps their rivals at a competitive disadvantage.

Yeah, right.

Let’s say hypothetically that you work for a competitive semiconductor company (Oh, it looks from our subscriber rolls like many of you do.  Welcome!), and you’re dealing with the problem of layout verification.  Let’s have a quick show of hands as to how many of you wouldn’t know to check some of the four companies listed above?  Oh, not too many hands in the air.  OK, you two – go Google “layout verification” – yep, Mentor, Synopsys, CDN (that’s stock-market-ese for Cadence), a bunch of academic references…  Whew! That big trade secret took us awhile to crack. [more]

Visit Techfocus Media


You're receiving this newsletter because you subscribed at our web site www.ICJournal.com.
If someone forwarded this newsletter to you and you'd like to receive your own free subscription, go to: www.icjournal.com/update.
If at any time, you would like to unsubscribe, click here. (But we hope you don't.)
If you have any questions or comments, send them to comments@icjournal.com.

All material copyright © 2003-2008 techfocus media, inc. All rights reserved.
Privacy Statement