BusinessWire
February 06, 2008 11:03 AM Pacific Time

Lorentz Solution’s PeakView Electromagnetic Simulation Qualified by TSMC for High-Frequency High-Speed Applications

MILPITAS, Calif.--(BUSINESS WIRE)--Lorentz Solution, Inc. today announced that PeakView™, Lorentz’s popular EM Design and Verification Tool Suite, has been qualified by TSMC as part of the recently announced TSMC’s Electromagnetic (EM) Tool Qualification Program. PeakView has been accuracy-certified against TSMC’s 65nm silicon-verified inductor set.

TSMC’s EM Tool Qualification Program

TSMC’s EM Tool Qualification Program drives its Design Service Ecosystem partners to ensure greater accuracy of EM simulators and extractors used in applications such as high-speed digital clock circuits and high-frequency mixed-signal RF designs. Targeting TSMC 90 and 65 nanometer process technologies, the program improves device model accuracy, widens selection of qualified EM tools, reduces customer EM tool evaluation efforts, and provides easy adoption of TSMC advanced process technologies.

PeakView EM Design and Verification Solution

PeakView is a complete EM design and verification tool featuring full-wave 3D EM synthesis, layout EM extraction, broadband multi-port circuit modeling, and critical net EM extraction. PeakView is targeted at all high-frequency IC designers and its deep native-integration within the Cadence® custom IC design environment makes it easy to learn and affordable to deploy at the enterprise level. PeakView’s EM Engine is faster than general purpose EM solvers for common on-chip EM structures with no accuracy loss allowing for rapid design iterations optimizing individual EM components for performance and area. PeakView fully supports DFM requirements (for 90nm, 65nm and below), such as, metal fill, wide metal slotting/striping, and massive via arrays, by its EM-based physical synthesis and verification.

Tom Quan, Deputy Director, Design Service Marketing at TSMC said, “Accurate EM simulation tools are critical for successful first design pass for our high-frequency, high-speed customers. Adding PeakView as a qualified EM Tool helps designers accelerate adoption of advanced process technologies."

Jinsong Zhao, President and CEO of Lorentz Solution commented, “We are very happy to have the opportunity to participate and successfully complete TSMC’s EM Simulation Tool certification process. This effort was not only about demonstrating accuracy, but also helps to test interoperability between PeakView EM simulation/modeling and TSMC’s most advanced process technologies. This is critical step towards providing designers predictable EM simulation results that they can count on for tape-out! We look forward to working with TSMC and enabling PeakView on TSMC’s advanced RF processes and PDK’s.”

About Lorentz

Lorentz Solution, Inc. based in Milpitas, California, was founded in 2002 to develop and market EM design and verification tools for high frequency integrated circuit design. Semiconductor companies designing and building products for cost-sensitive applications, such as, UWB, WLAN, 3G, 10G Phy, and a wide variety of high-speed analog designs use Lorentz products to improve overall system performance while reducing chip development costs and enhancing design efficiency.

Lorentz is funded by WK Technology Fund (Santa Clara) and Cadence Design Systems (NASDAQ: CDNS). For more information about Lorentz, please go to http://www.lorentzsolution.com.

Cadence is a trademark of Cadence Design Systems, Inc.



 

©2008 Business Wire. All of the news releases contained herein are protected by copyright and other applicable laws, treaties and conventions. Information contained in the releases is furnished by Business Wire's members, who warrant that they are solely responsible for the content, accuracy and originality of the information contained therein. All reproduction, other than for an individual user's personal reference, is prohibited without prior written permission.
All material on this site copyright © 2008 techfocus media, inc. All rights reserved.
IC Design and Verification Journal
Privacy Statement