ARCHIVES - APRIL 2008

FEATURE ARTICLES

Almost Instant Replay
Mentor Announces Codelink for Debugging Processor-Driven Tests
(Bryon Moyer)

(April 29, 2008)

The Spirit of Standardization
IP Re-use Takes Center Stage (Kevin Morris)

(April 22, 2008)

Accommodating Change
Cadence Announces a Front-End ECO Tool (Bryon Moyer)

(April 15, 2008)

Making Quality Everyone’s Business
A Quick Look at isQED (Bryon Moyer)

(April 8, 2008)

Methods for Reducing Marketing Jitter Through Filtering of Marketing Noise in Conference Presentations (Bryon Moyer)
(April 1, 2008)

Attacking Abuses of Power - Part 2 (Bryon Moyer)

(April 1, 2008)


NEWSLETTERS

April 29, 2008 :: volume II, no. 05

April 22, 2008 :: volume II, no. 04

April 15, 2008 :: volume II, no. 03

April 8, 2008 :: volume II, no. 02

April 1, 2008 :: volume II, no. 01

PRESS RELEASES

April 22, 2008

Agilent Technologies Announces Expanded RF/Mixed-Signal Simulation Coverage for Wireless Communications IC Design

TSMC Unveils New 40/65-Nanometer SPICE Tool Qualification Program

IEEE Announces Speakers for Global Standards, Local Benefits Seminar in Tokyo

NI LabVIEW SignalExpress Tektronix Edition 2.5 Adds Support for New DPO3000 Oscilloscopes

April 21, 2008

Lattice Semiconductor and Synplicity Expand Partnership

WiCkeD Tool Suite From MunEDA Selected By ON Semiconductor® to Improve Circuit Design Performance and Yield

April 17, 2008

TRI Integrates ASSET®’s ScanWorks® Boundary-Scan Technology into Its Test Systems

April 16, 2008

Dai Nippon Printing, Brion and STMicroelectronics Demonstrate the Efficacy of Model-Based Photomask Verification for 45-Nanometer Device Manufacturing

eASIC Shatters FPGA Performance With 235MHz LEON3 Processor

MunEDA and SAROS close Distribution Agreement for United Kingdom and Ireland

MIPS Technologies Introduces Industry's First Hot Spot Analyzer for Fast Linux Kernel Profiling

April 15, 2008

Synplicity Launches ReadyIP Program: The Industry’s First Universal, Secure IP Flow for FPGA Implementation

Tensilica Joins Synplicity’s ReadyIP Program and Offers Free Production-Ready Processor Core for FPGAs

National Instruments LabVIEW Targets Industry-Leading ARM Microcontrollers

Synplicity Introduces System Designer: System-Level Implementation and IP Integration Tool for FPGA Design

eSilicon Addresses SoC Integration Issues At Inaugural IP Symposium

April 14, 2008

The Mathworks Automotive Advisory Board Updates Modelling Style Guidelines

Key RF Technologies from Cadence Qualified for TSMC 65-Nanometer Node

The MathWorks Provides Automated Model-Checking Support for Safety-Critical Systems

Si2 Releases Common Power Format Relational Analyzer Tool

CoWare Introduces First Ever Checkpoint / Restart Capability for Native SystemC Virtual Platforms

Express Logic Enters Development Tools Business With Eclipse-based BenchX™ IDE

April 11, 2008

ClioSoft Introduces Enterprise Edition of the SOS™ Design Data Collaboration Platform

austriamicrosystems and Advanced ID Asia Present New AS3990 UHF RFID 'Simply Gen2' Reader Enabling Customer to Achieve Faster Time to Market

 

 

April 10, 2008

EMA Adds FPGA I/O Synthesis Tool to Its PCB Offerings

Carbon Model Studio from Carbon Design Systems to be Demonstrated During Embedded Systems Conference Silicon Valley April 15-17

Nascentric Announces OMEGASIM™ GX - The World's First Hardware-Accelerated SPICE Simulator

April 9, 2008

The MathWorks Shares Expertise on Model-Based Design for Automotive At SAE World Congress 2008

COCONUT Project to Define a Modeling and Verification Flow for Embedded Platform Design

Cadence Launches Worldwide Series of User Conferences in 2008 with CDNLive! EMEA

April 8, 2008

MunEDA and EDA Direct Close Distribution Agreement for Silicon Valley and California Semiconductor Market

Agilent's Solution Helped Allion Become the First Worldwide VESA-Authorized Test Center for DisplayPort

Summit Microelectronics Selects Analog FastSPICE™ for Full-Circuit Performance Verification of Programmable Power Management ICs

April 7, 2008

NXP and CoWare Establish Strategic Relationship for the Company Wide Deployment of ESL Technologies

Bristol takes the lead in advanced verification

National Instruments Announces Global Multi-core Programming Workshop

eSilicon Addresses SoC Integration Issues At Inaugural IP Symposium

Mentor Graphics and Agilent Technologies Announce Industry-First EDA Integrated Solution Expected to Cut RF-PCB Development Time in Half

Virage Logic First to Deliver Complete Memory Compiler and Logic Library IP Portfolio for TSMC 40nm Process

April 3, 2008

Theory, Algorithms and Architectures of Digital Signal Processing

pls presents at ESC SV 2008 latest version of the Universal Debug Engine

GE Fanuc Intelligent Platforms Launches Proficy® HMI/SCADA CIMPLICITY® 7.5

April 2, 2008

MOST Cooperation Provides New Physical Layer Specification

MIPS Technologies Unveils Industry's First Multi-threaded, Multiprocessor IP Core for the Embedded Market

NXP Semiconductors and IPextreme Launch Ground-breaking Methodology for Semiconductor IP Design

April 1, 2008

ASSET® is First to Support Intel®'s New Atom™ Processor with CPU Emulation Test and Diagnostics

Mentor Graphics Announces Synthesis Support for Xilinx Virtex-5 FXT Field Programmable Gate Arrays

Synplicity Announces Immediate Support for Xilinx Virtex-5 FXT FPGAs

All material on this site copyright © 2008 techfocus media, inc. All rights reserved.
IC Design and Verification Journal
Privacy Statement