ARCHIVES - FEBRUARY 2008

FEATURE ARTICLES

The Very Model Of Reusability (Bryon Moyer)
(February 26, 2008)

Attacking Abuses of Power – Part 1 (Bryon Moyer)
(February 19, 2008)

The Green Monster Stirs (Bryon Moyer)
(February 12, 2008)

DesignCon Steps it Up
Eye Candy for the Digital Designer (Kevin Morris)
(February 5, 2008)

NEWSLETTERS

February 26, 2008 :: volume I, no. 08

February 19, 2008 :: volume I, no. 07

February 12, 2008 :: volume I, no. 06

February 5, 2008 :: volume I, no. 05

PRESS RELEASES

February 26, 2008

Microchip Technology Unites MIPS Technologies' Analog and Processor IP in Latest 32-bit PIC32 MCU Release

Synopsys Introduces Industry's First Concurrent Hierarchical Design System With Latest IC Compiler Release

IAR Systems announces major upgrade to state machine design tool

Cofluent Studio Adds Advances Modeling Capabilities For Telecommunications and Networking Systems

MunEDA and Technical Systems Integrators (TSI) close Distribution Agreement for USA South East States and Texas

Synfora Delivers Advanced Algorithmic Synthesis for Xilinx 65nm Virtex and Low-Cost Spartan Devices

Elliptic Upgrades to Chip Estimate's Prime IP Partner Program

February 25, 2008

Synopsys Introduces the Eclypse Low Power Solution

Carbon Design Systems to Exhibit at TI Developer Conference 2008 February 26-27

IR’s Real-time Power Monitoring IC Accurately Captures Highly Dynamic Power Information and Maximizes System Performance

Aldec Releases Riviera-PRO™ 2008.02 with VHDL 2007, SystemC 2.2 and SystemVerilog (DPI)

February 22, 2008

Diodes, Inc. Expands Linear Power Product Line with a 1.5A Very Low Dropout Linear Regulator for Processor and ASIC based Applications

February 21, 2008

Synopsys Experts on the Road IP Seminar and Keynote Luncheon With Jeff Ravencraft, President of the USB-IF

Accellera Supports VHDL 4.0 Standard and IEEE 1076TM-2008 Ratification

Mentor Graphics to Present at D.A. Davidson Electronic Systems Design Conference

New Online Demo Shows Interoperable PCell Library Support by Five EDA Vendors

February 20, 2008

Accent Uses Cadence Low-Power Solution for Fast, Accurate Tapeout of Low-Power Production Design

Clock Domain Crossing and Bug Hunting Software Take Center Stage at Real Intent's DVCon Exhibit

Carbon Becomes Fujitsu CedarTM-ESL Services Partner

Silicon Valley Semiconductor Engineers Conduct DUT-Level Qualification Burn-In Off-Site Under New Partnership Between Antares Advanced Test Technologies and IC Test Lab

EMA Announces TimingDesigner Design Kit Program With First Vendor Kits Developed by GSI Technology, Inc.

February 19, 2008

Mentor Graphics Delivers Breakthrough in Verification Intelligence

Alps Electric Integrates Novas Verdi Automated Debug Platform

Review Period for OSCI's New Draft Standard for Transaction-Level Modeling Closes Successfully

ProDesign and Mentor Graphics Sign OEM Agreement

The MathWorks to Share Expertise on Multidomain Modeling and System-Level Verification at Date 2008

 

 

February 18, 2008

Gidel Annouces Capacity Increase For PROCSTARIII™FPGA Board For SoC Prototyping And ASIC Emulation

EVE to Showcase Hardware/Software Co-Verification Solutions at DVCon

OneSpin Solutions Dramatically Boosts Formal Verification Productivity With New GapFreeVerification™ Process

STARC Reduces SoC Design Power with Calypto’s Unique PowerPro CG Product

Radiospire Standardizes on Synopsys VCS and VMM Methodology for Next- Generation AirHook Chipset Designs

February 14, 2008

ISQED'08 Addresses Nanoscale Design & Manufacturing Challenges and Solutions with Over 150 Technical Presentations

Cadence and Mentor Enhance Open Verification Methodology and Expand Community Activities to Support Rapidly Growing User Base

February 13, 2008

AT4 wireless will be participating in the Mobile World Congress 2008 and presents its new testing services and leading test systems for telecommunication technologies

AT4 wireless to launch a new Development Tool to test NFC Technologies

February 12, 2008

LG Electronics Increases Quality of HDTV Chip Using Synopsys Test Solution

EVE Takes Popular Seminar Series to Europe

February 11, 2008

Synfora Moves Algorithmic Synthesis to the Next Level with PICO Extreme

February 7, 2008

Cadence Design Systems and Mentor Graphics Win DesignVision Award for Open Verification Methodology

February 6, 2008

Cadence Litho Electrical Analyzer Wins Prestigious DesignVision Award

MunEDA and Trilogic Close Distribution Agreement For US Mid Atlantic and New England States

Lorentz Solution’s PeakView Electromagnetic Simulation Qualified by TSMC for High-Frequency High-Speed Applications

Cadence Enables STMicroelectronics to Verify Latest Multimedia Designs for Wireless Devices

Momentum Grows with Introduction of DFI Specification Version 2.0

February 5, 2008

IEC Today Announces Winners of Highly-Coveted DesignVision Awards at DesignCon 2008

ProDesign Opens New Era of ASIC Prototyping with CHIPit Manager Pro

February 4, 2008

UMC University Program Members to Present Eight Papers During ISSCC

DAFCA and GiDEL Announce Cooperative Development Relationship

EDA Start-Up Elastix Set to Deliver Design-for-Variability Software to Minimize Energy Consumption, Maximize Performance of Digital Designs

February 1, 2008

Breker Verification Systems to Speak Out on Coverage-Driven Verification at DesignCon

 

All material on this site copyright © 2008 techfocus media, inc. All rights reserved.
IC Design and Verification Journal
Privacy Statement